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Abstract- Address-Event-Representation (AER) is a pixels whose code or address was on the bus. In this way,
communication protocol for transferring asynchronous events cells with the same address in the emitter and receiver chips
between VLSI chips, originally developed for bio-inspired are virtually connected with a stream of pulses. The receiver
processing systems (for example, image processing). Such cell integrates the pulses and reconstructs the original low
systems may consist of a complicated hierarchical structure frequency continuous-time waveform. Cells that are more
with many chips that transmit data among them in real time,
while performing some processing (for example, convolutions). active access the bus more frequently than those less active.
To develop AER based systems for image processing it is very CHIPI CHIP2
convenient to have available some kind of tool for generating /_
IDIGITALAER streams from on-computer stored images. In this paper 02 o D°
we present a hardware method for generating AER streams C
with Poisson statistics in real time from a sequence of images
stored in a computer's memory. We quantify that the events
generated follow a Poisson distribution using the Kolmogorov-
Smirnov test. We have developed a USB-AER board, based on Figure 1: Rate-Coded AER inter-chip communication scheme.
the Xilinx Spartan II FPGA and the Cygnal 8051
microcontroller, developed by our RTCAR group have been Transmitting the cell addresses allows performing extra
used for the analysis.Tas1hgtecl drse lospromn xr
operations on the events while they travel from one chip to
another. For example in a retina, the activity of the pixels in
I. INTRODUCTION the array represents the input image. By translating the
Address-Event-Representation (AER) was proposed in 1991 address of the events during transmission, the image can be
by Sivilotti [1] for transferring the state of an array of shifted or rotated. This translation of the address can be
analog time dependent values from one chip to another. It achieved by inserting properly coded EEPROMs.
uses mixed analog and digital principles and exploits spikes Furthermore, the image transmitted by one chip can be
for coding information. Figure 1 explains the principle received by many receiver chips in parallel, by properly
behind the AER basics. The emitter chip contains an array handling the asynchronous communication protocol. The
of cells (like, for example, the pixels of a camera or an event-based nature of the AER protocol also allows for very
artificial retina chip) where each cell implements a efficient convolution operations within a receiver chip [2].
continuously varying time dependent state that change with There is a growing community of AER protocol users for
a slow time constant (in the order of ms). Each cell or pixel bio-inspired applications in vision and audition systems, as
includes a local oscillator (VCO) that generates digital demonstrated by the success in the last years of the AER
pulses of minimum width (a few nano-seconds). The rate of group at the Neuromorphic Engineering Workshop series
pulses is proportional to the state of the cell (or pixel [3]. The goal of this community is to build large multi-chip
intensity for a retina) assuming spike rate coding is used. and multi-layer hierarchically structured systems capable of
Each time a pixel generates a pulse (which is called performing complex massively-parallel processing in real
"event"), it communicates with the array periphery and a time. The success of such systems will strongly depend on
digital word representing a code or address for that pixel is the availability of robust and efficient development and
placed on the external inter-chip digital bus (the AER bus). debugging AER-tools. One such tool is a computer interface
Additional handshaking lines (Acknowledge and Request) that allows not only reading an AER stream into a computer
are used for completing the asynchronous communication. and displaying it in real-time, but also the opposite: from
The inter-chip AER bus operates at the maximum possible images available in the computer's memory, a synthetic
speed. In the receiver chip the pulses are directed to the
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AER stream is generated to emulate a dedicated VLSI AER III. RANDOM METHOD
emitter chip [4][5] This method is an implementation of Linear Feedback
In the following sections we present and compare three Shift Register (LFSR) based random number generators.
hardware implementations of one of the already existing LFSR random number generators are based on a linear
methods for synthetic AER generation (the Random recurrence of the form:
method) [8], by evaluating the nature of the distribution of
the events respect to the inter spike intervals (ISIs). For this Xn = (a,xn-I + + ap px ) mod 2
analysis we have used a hardware USB-AER interface. where p>I is the order of the recurrence, ap=1, and
aje {0,1} for each j. This recurrence is always purely
II. SYNTHETICAERGENERATIONBYHARDWARE periodic and the period length of its longest cycle is 2P-1 if
There are many algorithms to map an analog value into an and only if its characteristic polynomial
AER stream of addresses [8]. In a rate coding scheme, the P (2)
frequency of appearance of the address of a given cell must P(z) - a z '
be proportional to the value of the cell. The precise timing i=O
of the address pulses is not critical. The pulses can be is a primitive polynomial over the Galois field with p
slightly shifted from their nominal positions because the elements [11].
AER receivers will integrate them to recover the original With these premises and limiting the maximum number of
pixel waveform. Pulse trains recorded from cortical neurons address events necessary to transmit an image, we know the
are often modelled by Poisson statistics. In this distribution, number of bits needed for the LFSR and the primitive
the time of each pulse is independent of the time of its polynomial. For this implementation, the limit corresponds
predecessor, which allows modelling the statistics of to a 64x64 image of 256 gray levels, which implies a 20-bit
unknown input distributions. Many bio-inspired systems LFSR.
therefore choose Poisson distribution for their spike trains The P(z) used for 20 bits (p=20) is:
[9][10]. p(Z) = Z20 + Zl7 + 1 (3)
From the software methods proposed in [8] that generate which corresponds to the LFSR of Figure 2, where bit 0 is
AER streams with Poisson statistics, we present a hardware the z20 element
implementation of the 'Random' method. To reduce the LFSR LSB
resources needed by the hardware, some modifications have 19 181 7 1 1514 13121 11 0 9 8 7 6 4 3 2 1
been made. In the following paragraphs we explain the
method and the hardware implementation.
The 'Random' method generates an AER stream without
any intermediate buffering of events, as was done by the
'itmi bfrgf espixels are Figure 2: Linear Feedback Shift Register for random syntheticsoftware solution [8]. The analog values of the pixels are AER generation.digitalized and stored in a matrix of NxN entries with N a
power of 2. Each entry can have up to k grey levels, with After a reset, all bits are '1', which is the seed of the
k.255 in this implementation. From this matrix, the random number generator. The generated 20-bit numbers
algorithm generates the events dynamically in an iterative are divided in two parts: the 8 more si nificant bits are the
way. The algorithm qualifies which address of the AERg probability and the index of the pixel in the image are the
stream is generated at which time. At each iteration, or 'time other 12 bits. The method works as follows:
slot', an event is generated, or not. This method uses a
- For each time slot, the LFSR generates a random 20-bit
Linear Feedback Shift Register (LFSR) [6][7] for selecting number.
the pixel of the image in charge of sending an event, and
- The 12 less significant bits are used to address a pixel and
also to decide if the event is going to be sent or not. The
LFSR has a resolution of log(NxNxk), and the random r
- Once addressed that pixel,mts gray level S comparedwyth
number obtained for each time slot is divided into: Octhe8 more ssgntficant bits of the LFSR.1. An index for selecting a pixel of the image and te8mr infcn iso h FR
..
An selecting p^ixel imagean.- If the gray level of the pixel is greater or equal to the 82. A probability which is used to decide if an event is MSB of the LFSR, an event is transmitted with the 12generated or not, dependent on the gray level of the pixel. LSB of the LFSR as the address.
Using the LSFR as a random number generator to select
- In the other case, no event is produced for this time slot.
the pixel and to decide if an event is sent or not results The LFSR ensures that each possible event (gray level) of
exactly in a Poisson distribution of the times of the events. each pixel is obtained only once within (220_1) total events.
We chose this 'Random' method, since it can be .. .
^ . To 1~~~~mprove the Poisson distribution we have consideredimplemented efficiently in hardware. The next section the vaitoso.h FR h oprsn r
explains in more details the implementation issues. peetdi h etscin h 0btLS ilgnrt
2 °-1 numbers in a random sequence, but once the LFSR is
initialized, the sequence is deterministic. After 2°1, the
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sequence will repeat itself. For low gray levels, for example generated by the Random method with 20-bit LFSR without
a gray level of 1, the time between consecutive events will changing the seed. The gray levels were varied from 50 to
be always the same. This results in a uniform distribution, 250, in steps of 10, and the value 255. For each curve 32K
not a Poisson distribution. So the method using the LFSR as events were recorded. For high gray levels, the distributions
presented above results in events generated with more are close to each other, which implies that the statistics of
uniform distributions for low gray levels and more Poisson the spike train generated with the hardware Random method
distributions for high gray levels. To improve this follows closely the Poisson distribution.
distribution of events we now discuss three modifications. Eqpdtd -,Wiveexpdistihtm, pbof Slsm--ddistofRPnd- -thodforg,ay 50to255
There are two parameters to the LFSR: the seed and the 255
length. In the next paragraphs we present two variations
modifying the seed, and one modifying the length: 068
A. LFSR with an incremental seed. In this case, the seed of
the LFSR is changed for every 220-1 numbers generated, 06
and the seed is changed using a counter.
B. LFSR with a bitwise seed. Now the seed is changed 03
attending to a bitwised decremental counter.
C. 28-bit LFSR. The 8 additional bits are neither used for 0.1
the pixel selection, nor for the gray level comparison. The 8- 0F 0.5 5 2 2 5 3 3 5 4.5
MSb are used for the gray level comparator, and the 12-LSb Sls s-conds) o-3
are used for the pixel selection. This increase the Randomper usequene. Figure 3: Expected cumulative Exponential ISIs distribution versus
measured ISIs distribution generated by the Random method for
IV. INTER-SPIKE-INTERVALS DISTRIBUTION ANALYSIS gray levels.
In this section we compare the Inter-Spike-Intervals (ISIs) We used the Kolmogorov-Smirnov (KS) test to quantify
of this hardware synthetic AER generation method with the how good the observed distributions of ISIs follow the
normalized distribution that it should have, using the theoretical exponential distribution. Figure 4 shows the
Kolmogorov-Smimov statistical test. result of applying the KS test to ISI distribution obtained
In neuro-inspired systems, signals can often be modelled by with different gray levels, for 64 pixels (the diagonal),
a Poisson distribution [9][10]. The Poisson distribution is 128Kevents, and for the three implementations A, B and C
being described by the following formula [ 1]: presented. The test is passed if the result is below 500.
Pn =(AT)n -AT (4) The 64 pixels do not show the same behaviour. This is due
_ (Ax)=Te to the LFSR. For each pixel the sequence of numbers that
n! the LFSR generates is different. For this reason, we also
where P is the probability of having n events in time calculated the average across all pixels. The KS test is only
interval T. The distribution of ISIs is the probability that no passed by the C implementation for gray levels larger than
third event occurs in the interval between two events. This is 90. In all other cases the KS test criterion is not reached.
the exponential distribution: For small gray levels for implementations A and B, the
Po(T) = e-2T (5) generated events do not follow a Poisson distribution. The
A USB-AER board with a Spartan II 200 FPGA [13] has IKS-test is never passed for the average of all pixels, only forAeen usB-AeRboardplemetheapRtandomIIe20 A[13] has some pixels with a gray level of more than 90. This is due to
been usedwritoenimplement thenRandom meth. As 6 4t the LFSR because all the possible numbers obtained from
RMiwrtethememoryandtou USB,de t an Lt ias uesedtt the LFSR are used to produce a sequence of events, before
inx tm. the sequence repeats itself. For a low intensity, this resultsThe selected events are queued into a FIFO and a Finite in only a few different ISIs. There are only small
State Machine ensures the asynchronous protocol of the
i change
output AER bus. The time between consecutive events irements intee vions of thea 20depens onthe layof te reciver Thi harware the seed. The seed will change the start point of the 2 -1
sequence of random numbers, but not the sequence. Weintroduces small time (hundreds of ns) differences between address this problem by increasing the number of bits in the
events. A 64x64 black image with different gray values for LFSR (C), so the shift register has a longer period than a
only one pixel is used for the analysis. Another USB-AER fm Th KS-t has te s r fo t C
board, configured as a datalogger, was used for capturingalpiesassth
' . ' 1~~~~~~~~~~mplementation, where the average ofal xespssthevents~~an thi tietap cotoldtruhMTA. test for gray levels above 90, and there are pixels that pass
Figure 3 shows the cumulative probability distribution of tets ihaga ee bv 0
ISIs: the expected exponential distribution (continuous
curve) versus the measured distribution (stair curve)
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1 olmogorov-Srnirnovtestfor64pixels Aeragedontpassthetest implementation. In contrast to others existingAER
0:9-Avra. generators based on the transmission of raw events, like
[12], this USB-AER board directly generates Poisson spike
trains instead of sequencing raw spike trains. These results
0 have been obtained by using the USB-AER board [13] from
0 MATLABworking under two functionalities: a syntethic
AER generator, and a datalogger for capturing the events
with their timestamps. These tools are very useful for
testing, debugging and interfacing AER system [14].
0.2 ~~~~~~~~~~~AcKNOWLEDGMENTS
o This work was in part supported by EU grant IST-2001-
0~ 2 34124 (CAVIAR), and spanish grant TIC-2003-08164-C03-50 llD10 150 200 202 SAMANTA).
Gray Level (1-255) V J
Kolmogorov-Smi rnov test for 64 pixels. Average don't pass the test
I-Pixels REFERENCES
0-9 Avera
[1] M. Sivilotti, Wiring Considerations in analog VLSI Systems with
0o3s Application to Field-Programmable Networks, Ph.D. Thesis,
0-7X California Institute of Technology, Pasadena CA, 1991.
[2] Teresa Serrano-Gotarredona, Andreas G. Andreou, Bernabe Linares-
06o Barranco. "AER Image Filtering Architecture for Vision-Processing
Systems". IEEE Transactions on Circuits and Systems. Fundamental
Theory and Applications, Vol. 46, NO. 9, September 1999.
[3] A. Cohen, R. Douglas, C. Koch, T. Sejnowski, S. Shamma, T.
0.3 kHoriuchi, and G. Indiveri, Report to the National Science
Foundation: Workshop on Neuromorphic Engineering, Telluride,
0_2 _ Colorado, USA, June-July 2004. [www.ini.unizh.ch/telluride]
o X i _E[4] Kwabena A. Boahen. "Communicating Neuronal Ensembles between
r . . . . . .t-__ Neuromorphic Chips". Neuromorphic Systems. Kluwer Academic
-150 100 1 50 2:00 250 Publishers, Boston 1998.
Gra Level(1-255o
Kolmnogorov-Srmirnov test for 64 prxels Average pass the test for 90 gray level[5] Misha Mahowald. VLSI Analogs of NeuronalVisualProcessing:A
_ ixels Synthesis of Form and Function. PhD. Thesis, California Institute of|-Axerage Technology Pasadena, California, 1992.
025 ,r;~ [6] Pierre L'Ecuyer, Francois Panneton. "A New Class of Linear
Feedback Shift Register Generators". Proceedings of the 2000 Winter
i:02 _ E 0: \ oSimulation Conference.
[7] Linear Feedback Shift Register V2.0. Xilinx Inc. October 4, 2001.
0015 bh g -/ / \ _ http://www.xilinx.com/ipcenter.
[8] A. Linares-Barranco, G. Jimenez-Moreno, A. Civit-Ballcels, and B.i oL,Linares-Barranco. "On Algorithmic Rate-Coded AER
0.1-Xto twas'gItay2Werm ttGeneration". Accepted for publication on IEEE Transaction on
Neural Networks.
0 095: .. . . . . + +[9] P. Dayan and L. Abbot, Theoretical Neuroscience (MIT Press,
Cambridge, MA, 2001)
_ l I l_l__ _ [10] F. Rieke, D. Worland, R. de Ruyter van Steveninck, W. Bialek.60 100 150 200 266 "Spikes: Exploring the Neural Code". The MIT Press, 1999.
Gray Level (1-255i
[11] J.R. Cogdell. "Modeling Random Systems". Pearson PH, 2004.
Figure 4: Kolmogorov-Smirnov test of the Random method [12] Dante, V. and Del Giudice, P. and Whatley, A. M. "PCI-AER
distribution A(first), B(middle) and C(last). Doted-line: KS-test Hardware and Software for Interfacing to Address-Event Based
frontier. Bold-line: average for the 64 pixels KS-statistic. Neuromorphic Systems". The Neuromorphic Engineer, n2, 5-6, 2005.
[13] R. Paz, F. Gomez-Rodriguez, M. A. Rodriguez, A. Linares-Barranco,
G. Jimenez, A. Civil. "Test Infrastructure for Address-Event-
V. CONCLUSIONS Representation Communications". IWANN 2005. LNCS 3512. pp
We presented three hardware implementation of the 518-526. Springer Verlag.[14] R. Serrano-Gotarredona, M. Oster, P.. Lichtsteiner, A. Linares-Random method for synthetic AER generation. We Barranco, R. Paz, F. Gomez-Rodriguez, H. Kolle Riis, T. Delbrruck,
demonstrated that the statistics of the events follow a Poison S.C. Liu, S. Zahnd, A.M. Whatley, R. Douglas, P. Hafliger, G.
distribution quite well. Therefore, it could be a very realistic Jimenez, A. Civit, T. Serrano-Gotarredona, A. Acosta, B. Linares-
method~~~~~~~~tob*sdfrnuoisie ytm,a E Barranco. AER Building Blocks for Multi-Layer Multi-Chip
' ~~~~~Neuromorphic Vision Systems. Accepted at NIPS 2005. Vancouver.
systems. For low frequency of events, the accuracy is
increased by introducing more bits in the LFSR
3152
